

ABSTRACT OF THE DISCLOSURE

A content addressable memory device having an array of multi-compare CAM cells. First and second compare operations are simultaneously performed in the array of multi-compare CAM cells to generate first and second sets of match signals. The first set of match signals is logically combined with the second set of match signals to generate a set of resultant match signals.